Loading...
IEEE 1149.1 Test (JTAG) and Debug Pipe Control Modes
MOTOROLA
M68060 USER’S MANUAL
9-11
32 O.Pin A17 I/O
33 I.Pin A17 I/O
34 O.Pin A16 I/O
35 I.Pin A16 I/O
36 O.Pin A15 I/O
37 I.Pin A15 I/O
38 O.Pin A14 I/O
39 I.Pin A14 I/O
40 IO.Ctl A15–A12 ena
41 O.Pin A13 I/O
42 I.Pin A13 I/O
43 O.Pin A12 I/O
44 I.Pin A12 I/O
45 O.Pin A11 I/O
46 I.Pin A11 I/O
47 O.Pin A10 I/O
48 I.Pin A10 I/O
49 IO.Ctl A11–A10,TT1–TT0 ena
50 O.Pin TT1 I/O
51 I.Pin TT1 I/O
52 O.Pin TT0 Output
53 I.Obs MTM1 I
54 O.Pin UPA1 Output
55 O.Pin UPA0 Output
56 IO.Ctl UPA1–UPA0,XCIOUTena
57 O.Pin XCIOUT Output
58 O.Pin XIPEND Output
59 O.Pin XRSTO Output
60 IO.Ctl XIPEND, XRSTO ena
61 O.Pin XBS0 Output
62 O.Pin XBS1 Output
63 IO.Ctl XBS3–XBS0 ena
64 O.Pin XBS2 Output
65 O.Pin XBS3 Output
66 I.Pin XMDIS Input
67 I.Pin XCDIS Input
68 I.Pin XRSTI Input
69 I.Pin XIPL2 Input
70 I.Pin XIPL1 Input
71 I.Pin XIPL0 Input
72 I.Pin XCLKEN Input
73 I.Obs CLK Input
74 I.Obs MTM2 Input
75 I.Pin XTCI Input
76 I.Pin XAVEC Input
77 I.Pin XTBI Input
78 I.Pin XBGR Input
79 I.Pin XBG Input
80 I.Pin XTRA Input
Table 9-3. Boundary Scan Bit Definitions (Continued)
Bit Cell Type Pin/Cell Name Pin Type
Loading...
Terms of Use | Privacy Policy | DMCA Policy
2006-2020 Rsmanuals.com