M68060 USER’S MANUAL
abled, SAS is asserted during C2 to indicate that the processor immediately begins sam-
pling the terminations signals. Refer to
7.14.1 Acknowledge Termination Ignore State
for details on this special mode.
Assuming that the acknowledge termination ignore state capability is disabled, the pro-
cessor samples the level of TA, TBI, and TCI and registers the current value on the data
bus at the end of C2. If TA is asserted, the transfer terminates and the data is passed to
the appropriate memory unit. If TA is not recognized asserted, the processor ignores the
data and inserts wait states instead of terminating the transfer. The processor continues
to sample TA, TBI, and TCI on successive rising edges of BCLK until TA is recognized
Figure 7-15. Line Read Transfer Timing
C1 C2 C3 C4 C5
A3–A2 10 11 0001
NOTE: It is assumed that the acknowledge termination ignore state capability is disabled.