Loading...
7- 24 M68040 USER’S MANUAL MOTOROLA
A31–A4
BCLK
SIZ1, SIZ0
TT1, TT0
TM2–TM0
D31–D0
UPA1, UPA0
CIOUT
TS
TIP
TA
R/W
A3
A2–A0
NOTE: The selected device increments the value of A3 and A2.
10 11 0001
C1 C2 C3 C4 C5
A3, A2 =
Figure 7-17. Line Write Transfer Timing
Clock 1 (C1)
The line write cycle starts in C1. During the first half of C1, the processor places valid
values on the address bus and transfer attributes. For user and supervisor mode
accesses that are translated by the corresponding memory unit, UPAx signals are
driven with the values from the matching U1 and U0 bits. The TTx and TMx signals
identify the specific access type. The R/W signal is driven low for a write cycle, and
SIZ1 and SIZ0 indicate line size. CIOUT is asserted for a MOVE16 operand read if the
access is identified as noncachable. Refer to Section 3 Memory Management Unit
(Except MC68EC040 and MC68EC040V) for information on the M68040 and
Loading...
Terms of Use | Privacy Policy | DMCA Policy
2006-2020 Rsmanuals.com